CBCS SCHEME

		I	 Γ		Г			
USN							*	15EC53

Fifth Semester B.E. Degree Examination, Feb./Mar. 2022

Verilog HDL Time: 3 hrs. Max. Marks: 80 Note: Answer any FIVE full questions, choosing ONE full question from each module. Module-1 Explain design and stimulus block of Ripple carry counter (4 bit). (08 Marks) 1 Explain typical design flow for designing VLSI IC circuits. (08 Marks) OR Explain evolution of computer aided design and importance of HDLs. (08 Marks) Explain modulus and instances with example. (08 Marks) Module-2 Explain nets and register data types of verilog HDL. (08 Marks) 3 Explain system tasks and compiler directives of verilog HDL. (08 Marks) Explain components of a verilog module and write verilog description for SR Latch. (08 Marks) b. Explain port connection rules in verilog HDL and explain connection by ordered list method of making connection with example. (08 Marks) Module-3 Explain gate types supported by verilog HDL. (08 Marks) Write verilog description of multiplexer and 1 bit full subtractor. (08 Marks) OR Explain gate delays with example. (08 Marks) 6 Explain operator types of verilog HDL. (08 Marks) Module-4 Explain initial and always statement with verilog description. (08 Marks) Explain delay based timing control and event based timing control. (08 Marks) Explain different types of looping statements of verilog HDL. (08 Marks) Explain sequential and parallel blocks with example. (08 Marks) Explain entity and architecture declaration in VHDL. (08 Marks) (08 Marks) Explain design tool flow diagram in VHDL.

OR

- Write behavioral, dataflow and structural description of 4 bit equality comparator. (08 Marks) 10
 - Explain data types, identifiers and attributes of VHDL. (08 Marks)

Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8=50, will be treated as malpractice. Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.